




UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Ext 150 Alexandria, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
. 09/748,589	12/22/2000	Roger W. March	10519/9	2666
757 7:	590 05/14/2003			
BRINKS HOFER GILSON & LIONE P.O. BOX 10395 CHICAGO, IL 60611			EXAMINER	
			PORTKA, GARY J	
	., ·	•	ART UNIT	PAPER NUMBER
			2188 DATE MAILED: 05/14/2003	26

Please find below and/or attached an Office communication concerning this application or proceeding.



March et al.

Application No.

Examiner

09/748,589

Gary J. Portka

Applicant(s)

Art Unit

: Unit **2188**



Office Action Summary

•	ears on the cover sheet with the correspondence address			
Period for Reply	CET TO EVENE. O MONTHUS EDOM			
A SHORTENED STATUTORY PERIOD FOR REPLY IS THE MAILING DATE OF THIS COMMUNICATION.				
 Extensions of time may be available under the provisions of 37 CFR 1.136 (ε mailing date of this communication. 	a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the			
- If the period for reply specified above is less than thirty (30) days, a reply with	thin the statutory minimum of thirty (30) days will be considered timely. pply and will expire SIX (8) MONTHS from the mailing date of this communication.			
Failure to reply within the set or extended period for reply will, by statute, ca Any reply received by the Office later than three months after the mailing date.	use the application to become ABANDONED (35 U.S.C. § 133).			
earned patent term adjustment. See 37 CFR 1.704(b). Status				
1) 💢 Responsive to communication(s) filed on <i>Dec 9</i>	, 2002			
	action is non-final.			
3) Since this application is in condition for allower	ice except for formal matters, prosecution as to the merits is			
closed in accordance with the practice under Ex	x parte Quayle, 1935 C.D. 11; 453 O.G. 213.			
Disposition of Claims				
4) 💢 Claim(s) <u>114-124</u>	is/are pending in the application.			
4a) Of the above, claim(s)	is/are withdrawn from consideration.			
5) Claim(s)	is/are allowed.			
6) 💢 Claim(s) <u>114-124</u>	is/are rejected.			
7) Claim(s)	is/are objected to.			
8) Claims	are subject to restriction and/or election requirement.			
Application Papers				
9) \square The specification is objected to by the Examine	r.			
10)☐ The drawing(s) filed on is	/are a) \square accepted or b) \square objected to by the Examiner.			
Applicant may not request that any objection to t	he drawing(s) be held in abeyance. See 37 CFR 1.85(a).			
11) \square The proposed drawing correction filed on	is: a) \square approved b) \square disapproved by the Examiner.			
If approved, corrected drawings are required in re	ply to this Office action.			
12) \square The oath or declaration is objected to by the Ex	raminer.			
Priority under 35 U.S.C. §§ 119 and 120				
13) \square Acknowledgement is made of a claim for foreign	n priority under 35 U.S.C. § 119(a)-(d) or (f).			
a) ☐ All b) ☐ Some* c) ☐ None of:				
1. Certified copies of the priority documents	have been received.			
2. Certified copies of the priority documents	have been received in Application No			
3. Copies of the certified copies of the priori application from the International E	ty documents have been received in this National Stage Bureau (PCT Rule 17.2(a)).			
*See the attached detailed Office action for a list of				
14) \square Acknowledgement is made of a claim for dome	stic priority under 35 U.S.C. § 119(e).			
a) The translation of the foreign language provis	ional application has been received.			
15) ☐ Acknowledgement is made of a claim for dome	stic priority under 35 U.S.C. §§ 120 and/or 121.			
Attachment(s)				
1) Notice of References Cited (PTO-892)	4) Interview Summary (PTO-413) Paper No(s).			
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) Notice of Informal Patent Application (PTO-152) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s). 20,21,23-25 6) Other:				
3) [X] Imormation Disclosure Statement(s) (P10-1449) Paper No(s). (D/L-1/L-3-L-2-6) [Other:				

Art Unit: 2188

DETAILED ACTION

1. Claims 114-124 are pending.

Information Disclosure Statement

2. The information disclosures submitted Jan. 27, 2003, Feb. 24, 2003, Dec. 9, 2002, and Mar. 4 and 18, 2003 (paper nos. 20, 21, and 23-25 respectively) were considered.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 114, 116, 117, 119, 120, and 123 are rejected under 35 U.S.C. 103(a) as being unpatentable over Leedy, U.S. Patent 6,208,545 B1 (hereinafter "Leedy"), in view of Shimoda et al., EP 1 017 100 A1 (hereinafter "Shimoda").
- 5. As to claims 114, 117, 120, and 123, Leedy discloses a modular three-dimensional electronic releasable memory device, system, and method comprising support element carrying ECC circuitry and memory, the memory comprising cells arranged in a plurality of layers stacked vertically above one another in a single device (see Abstract, Figure 1a, 1c, and 2c, column 3 line 66 to column 4 line 22, and column 6 lines 61-67), with at least one data bit and one ECC bit (inherent for memory with

Art Unit: 2188

ECC; note as cited below related description of how ECC works in conjunction with Barnett Figure

6). The modular housing protecting the circuits is met by the device shown in Figures 1a and 1c.

Leedy does not disclose that the device is fabricated on a single monolithic chip, instead that the three dimensional circuit is constructed by bonding multiple substrate layers using thermal diffusion metal bonding. However, the fabrication of a three dimensional device of multiple memory layers such as in Leedy on a single monolithic chip was well known in the art at the time of the invention. See Shimoda Abstract and Figure 21. See also Shimoda column 36 line 55 to column 37 line 23, where it is taught that such three dimensional fabrication is relatively easy, increases device versatility, is highly reliable, and increases yield. The advantages of easy fabrication, versatility, reliability and high yield would have motivated an artisan to implement the three dimensional memory of Leedy on a single chip as taught by Shimoda. Thus it would have been obvious to one of ordinary skill in the art at the time of the invention to fabricate the memory layers on a single chip, because as taught by Shimoda this is relatively easy and increases versatility, reliability, and yield.

- 6. As to claims 116 and 119, the device of Leedy is selected from the recited group, since it is semiconductor-transistor-based.
- 7. Claims 115, 118, and 124 are rejected under 35 U.S.C. 103(a) as being unpatentable over Leedy in view of Shimoda, and further in view of Zhang, U.S. Patent 5,835,396 (hereinafter "Zhang"); or over Leedy in view of Shimoda, and further in view of Johnson, U.S. Patent 6,034,882 (hereinafter "Johnson").

Art Unit: 2188

- 8. As to claims 115, 118, and 124, neither Leedy nor Shimoda disclose that the three-dimensional electronic device is a write-once device. However, Zhang teaches that a write-once memory device is advantageously implemented by a three-dimensional electronic device for improving density (see Abstract, column 1 lines 14-16 and 63-67, and column 2 lines 3-4 and 16-19); the motivation to implement a three-dimensional device as write-once clearly follows simply due to the desire to have well known write-once capability. Also, Johnson teaches similarly implementing a write-once device as a three-dimensional electronic device to increase the memory density (see Abstract, column 1 lines 14-60, and column 4 lines 11-22). Thus since the technology for implementing a write-once device as an electronic device was well known, and that a three-dimensional electronic device increases the memory density, an artisan would have been motivated to implement a three-dimensional device in Leedy in this manner. Thus it would have been obvious to one of ordinary skill in the art at the time of the invention to use a write-once device, because write-once electronic devices were well known design implementations of memory, and a three-dimensional device improves their memory density.
- 9. Claim 121 is rejected under 35 U.S.C. 103(a) as being unpatentable over Leedy, in view of Shimoda, and further in view of Hayashi, U.S. Patent 5,708,667.
- 10. As to claim 121, Leedy does not disclose that the ECC generator is implemented in software. However, the implementation of ECC in software was well known in the art; Hayashi describes an ECC implemented in software, as shown in Figure 1 and described at column 3 line 11 to column 4 line 13, and at column 7 lines 37-39. An artisan is well aware of the advantages of updatability

Art Unit: 2188

and adaptability provided by an implementation in software, and these advantages would have motivated one to implement the ECC of Leedy in this manner. Thus it would have been obvious to one of ordinary skill in the art at the time of the invention to implement the ECC in software, because this is well known and provides the system adaptability and updatability.

- 11. Claim 122 is rejected under 35 U.S.C. 103(a) as being unpatentable over Leedy, in view of Shimoda, and further in view of Anderson, U.S. Patent 6,321,358 B1.
- 12. As to claim 122, Leedy does not disclose the ECC generator is part of the file system. However, it was well known to incorporate the ECC with the file system for a storage device, see Anderson Figure 31 and column 22 line 64 to column 23 line 10. An artisan would have recognized the advantage of compatibility with existing file systems implementing ECC to make the ECC generator part of the file system in the implementation of the device in Leedy. Thus it would have been obvious to one of ordinary skill in the art at the time of the invention to implement the ECC generator as part of the file system, because this would make of the device of Leedy useable with known file systems which incorporate ECC generation.

Response to Arguments

13. Applicant's arguments filed Dec. 9, 2002 have been fully considered but they are not persuasive.

Applicants have argued that Leedy teaches against using a single chip. Examiner does not agree; Leedy more accurately teaches against the use of planar (i.e., two dimensional) chips, in favor of three dimensional chips. Leedy proposes methods to improve upon the prior stacking of

Art Unit: 2188

conventional 2D circuits to implement a 3D circuit. Leedy also describes the progressive blurring of the distinction between process integration and assembly integration, "this clear separation may soon disappear" (column 1 lines 31-32). The method of Shimoda, originally filed about a year after Leedy, represents the disappearance of distinction between integration methods foreseen by Leedy, since Shimoda may be considered to implement the memory structure entirely by process integration. Examiner therefore maintains that an artisan familiar with the teachings of Leedy would have readily embraced the fabrication methods of Shimoda to achieve the advantages thereof.

Applicants argue that Leedy does not teach a modular housing. Examiner disagrees; the device shown is modular since each chip is some standard size. Further, a dictionary definition of "housing" is "something that covers, protects, or supports". The base 101 certainly supports the layers 103 (Figure 1a), and clearly from the orientation shown in Figure 1c it is also seen to cover and protect those layers.

Applicants argue that no reference teaches a modular memory releasably connected to a data storage system. Examiner disagrees. Although it may be argued that all memory is releasably connected to a system, the references further teach this limitation because 1) they specify DRAM, which is releasably connected to a system, and 2) they specify IC's, which also are releasably connected.

Applicants argue that Leedy does not teach ECC logic as part of a data storage system. Examiner disagrees, since the ECC with the memory may still be considered a part of the data storage system, without affecting the limitation that the memory is releasably connected to the

Art Unit: 2188

storage system (at least part of it). Further, neither the claims nor the arguments point to any functional difference resulting from the relocation of ECC from the memory to the data storage system other than the relocation itself; clearly the placement of the ECC in either location is functionally equivalent and therefore generally not afforded patentable weight.

Conclusion

14. Any inquiry concerning this communication from the examiner should be directed to Gary J. Portka at telephone number (703) 305-4033. The examiner can normally be reached on weekdays from 9:00 A.M. to 5:30 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Do Yoo, can be reached at (703) 308-4908.

Any response to this final action should be mailed to (or faxed as provided below):

Box AF Commissioner of Patents and Trademarks Washington, D.C. 20231

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Fourth Floor (Receptionist).

The fax phone number for the organization where this application or proceeding is assigned are as follows:

(703) 746-7238 (After Final communications)

(703) 746-7239 (Official communications)

(703) 746-7240 (Status inquiries, draft communications)

Art Unit: 2188

Any inquiry of a general nature relating to this application or proceeding should be directed to the Group receptionist, whose telephone number is (703) 305-3900.

Gary J. Portka

Primary Examiner

May 12, 2003

Bary Westher